

CLIPPEDIMAGE= JP02001142692A

PAT-NO: JP02001142692A

DOCUMENT-IDENTIFIER: JP 2001142692 A

TITLE: MICROPROCESSOR TO EXECUTE TWO DIFFERENT FIXED LENGTH
INSTRUCTION SETS,
MICROCOMPUTER AND INSTRUCTION EXECUTING METHOD

PUBN-DATE: May 25, 2001

INVENTOR-INFORMATION:

NAME	COUNTRY
KRISHNAN, SIVARAM	N/A
DEBBAGE, MARK	
ZIESLER, SEBASTIAN HAVLUJ	N/A
ROY, KANAD	
STURGES, ANDREW CRAIG	N/A
BISWAS, PRASENJIT	
	N/A
	N/A
	N/A

ASSIGNEE-INFORMATION:

NAME	COUNTRY
HITACHI LTD	N/A

APPL-NO: JP2000278071

APPL-DATE: September 13, 2000

INT-CL_(IPC): G06F009/30; G06F009/32

ABSTRACT:

PROBLEM TO BE SOLVED: To provide a processor element to be constituted so as to execute 32-bit fixed length instruction set architecture and with backward compatibility with 16-bit fixed length instruction set architecture.

SOLUTION: The processor element 12 constituted so as to execute the 32-bit fixed length instruction set architecture has the backward compatibility with the 16-bit fixed length instruction set by converting respective 16-bit instructions into one or plural sequences of 32-bit instructions. Switching between execution of the 16-bit instructions and execution of the 32-bit instructions is achieved by a branching instruction to use a position of the least significant bit of a target branching address to discriminate which of

the 16-bit instructions or the 32-bit instructions a target instruction is.

COPYRIGHT: (C)2001,JPO